About this opportunity
Conductor lists this ASIC Design Engineer opportunity in boston, Massachusetts. Review the employer’s description below for duties, qualifications and application requirements.
Job description
We’re looking for ASIC design engineers to contribute to and own blocks in the development of the A-0 and A-1 wafer products, across both the XPU, memory chiplet and other dies on the wafer.
Ideal Background:
Hands-on experience with multiple advanced node tapeouts
Ownership of ASIC design portion of at least one block in multiple advanced node tapeouts
Understanding of PPA improvement and what levers exist for each level of the stack
Ability to think creatively about methodology for fast design iterations
Nice to Have:
Hands-on experience with ASIC design process for large die (ideally reticle max) chips
Hands-on experience with ASIC design process for AI chips
Hands-on experience with multi-die/multi-chiplet/MCM designs
#J-18808-Ljbffr
Worksite address
boston, MA, 02298, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.