Availability awaiting confirmation
We are waiting for a fresh update from the source. This page preserves the last received job details; current availability is not confirmed.
Job description
Advanced Micro Devices, Inc, Austin, TX 78735 Hybrid work
Job Description:
Join AMD, a leader in next-generation computing, as we innovate across AI, data centers, PCs, and gaming. Our culture of collaboration and bold ideas drives us to tackle the world’s most significant challenges. As part of our team, you’ll contribute to shaping the future of technology while advancing your career in a supportive environment.
Responsibilities:
Collaborate with IP architects to develop verification architecture and plans.
Take end-to-end ownership of key features in complex IP blocks.
Work on test plans, verification environment development, and coverage closure.
Develop and maintain verification environments, test cases, and libraries using System Verilog/UVM/SystemC.
Triaging and debugging regressions and analyzing code coverage.
Deploy industry-leading verification methodologies like UVM and formal verification.
Reproduce functional bugs found in post-silicon environments.
Conduct code reviews and participate in team discussions.
Develop scripts and tools to enhance engineering infrastructure and methodologies.
Qualifications:
BS/MS degree in Engineering (Electrical, Electronics, Computer) or Computer Science.
Strong understanding of digital design and computer architecture.
Proficient in Verilog, System Verilog, C/C++, UVM, OOP, and Linux/Windows environments.
Knowledge of ASIC design and debugging System Verilog RTL code.
Experience in security verification is a plus.
Skills:
Strong analytical and problem-solving abilities.
Excellent attention to detail.
Effective communication and interpersonal skills.
Self-starter with the ability to drive tasks independently.
Ability to thrive in fast-paced, multi-project environments.
Tell us what you’re building and we’ll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Find the Right Semiconductor Partner
Tell us what you’re building and we’ll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Work Email
Free No obligation Response within 24 hours
#J-18808-Ljbffr
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.