This job is closed
Applications are no longer available for this announcement. Explore current related opportunities below.
Job description
Annapurna Labs (U.S.) Inc. invites engineering interns to contribute to real chip development work for the ASIC team. You will design RTL blocks, verify designs, and participate in the silicon implementation process under guidance from seasoned engineers.
The role emphasizes hands-on learning from day one, collaboration across teams, and exposure to EDA tools in a fast-paced environment, with opportunities to shape hardware products used broadly.
#J-18808-Ljbffr
Worksite address
austin, TX, 78716, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.