Availability awaiting confirmation
We are waiting for a fresh update from the source. This page preserves the last received job details; current availability is not confirmed.
Job description
Summary
Reality Labs focuses on delivering Meta's vision through Augmented Reality (AR) and Smart Devices. Compute power requirements of these devices require custom silicon. Meta’s Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day, and smart devices that provide assistance and enhanced capabilities in our day-to-day activities. We believe the only way to achieve our goals is to look at the entire stack, through algorithms to architecture, transistors to firmware. As a Design Verification Engineer at Meta’s Reality Labs, you will work with a multidisciplinary group of researchers and engineers, and use your digital design and verifications skills to implement the testing infrastructure to validate new core IP implementations and contribute to development and optimization of state of the art machine learning algorithms. You will work closely with researchers, architects and designers in creating test bench requirements and test cases for multiple state of the art machine learning IPs.
Required Skills
Design Verification Engineer - ML Accelerators Responsibilities:
Work with cross-functional leads, including product managers, systems architects, researchers, and software architects, to develop industry leading Machine Learning IP’s optimized for Mixed Reality and Smart Devices and use-cases, defining verification methodologies for each of the different core IPs
Define, track, and lead the execution of detailed test plans for the different modules and top levels
Implement scalable test benches including checkers, reference models, assertions in System Verilog
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Collaborate with cross-functional teams such as Design, Model, Emulation and Silicon validation teams towards ensuring design quality targets are met across pre- and post-Silicon product lifecycle
Support hand-off and integration of developed subsystems/IP blocks into larger SOC environments
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications
10+ years of hands‑on experience in SystemVerilog/UVM methodology and C/C++ based verification
10+ years of experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
Experience in one or more of the following areas along with functional verification – SV Assertions, Formal, Emulation
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Track record of 'first-pass success' in ASIC development cycles
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Preferred Qualifications
Masters in Electrical Engineering or Computer Science
5+ years of experience with Design verification/validation of machine learning applications and accelerators
5+ years of experience with Software/Hardware Co-design at firmware, ISA, and application level
5+ years of experience with low power design
5+ years of experience in verification of numerical compute based designs
Experience with revision control systems like Mercurial(Hg), Git
FPGA/emulation debug experience
Public Compensation
$178,000/year to $250,000/year + bonus + equity + benefits
Industry
Internet
Equal Opportunity
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at
#J-18808-Ljbffr
Worksite address
sunnyvale, CA, 94087, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.