About this opportunity
Micron Memory Malaysia Sdn Bhd lists this Design Verification Engineer - DRAM & Memory Architectures opportunity in boise, Idaho. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Micron Technology, Inc. in Boise, Idaho, is seeking a Design Verification Engineer to validate DRAM and emerging memory architectures, ensuring speed, reliability and correctness from concept to silicon.
You will build digital and mixed-signal test benches, develop patterns and coverage, debug failures, and collaborate with global engineering teams to drive silicon verification. The role requires a degree in Electrical or Computer Engineering and hands-on experience with SystemVerilog, UVM, and
#J-18808-Ljbffr
Worksite address
boise, ID, 83708, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.