About this opportunity
The Consensus lists this Design Verification Engineer – High-Performance Inference IP opportunity in san jose, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Etched is seeking a Design Verification Engineer to join our Internal IP DV team in San Jose. You will verify custom IP cores powering our chips, including systolic arrays, DMAs, and NoCs, ensuring robustness, high performance, and silicon readiness.
You will collaborate with architects, RTL designers, and SW/FW/emulation teams to validate the full hardware-software stack, build UVM/testbenches, and contribute to DV infrastructure and coverage models.
#J-18808-Ljbffr
Worksite address
san jose, CA, 95199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.