About this opportunity
Renesas Electronics Corporation lists this Lead Digital Verification Architect – Memory Interfaces opportunity in plano, Texas. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Renesas Electronics is seeking a senior verification engineer to drive the memory interface products verification effort for high‑bandwidth data buffers used in AI and cloud datacenters.
You will define verification strategies, develop test plans and coverage, and work with a team to ensure designs are thoroughly tested and verifiable. Strong UVM experience and leadership are essential.
#J-18808-Ljbffr
Worksite address
plano, TX, 75086, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.