waypointjobs

The Consensus

Physical Design Engineer - Block Level, Subsystem Implementation

san jose, CA

Check who can apply and the requirements below before continuing.

About this opportunity

The Consensus lists this Physical Design Engineer - Block Level, Subsystem Implementation opportunity in san jose, California. Review the employer’s description below for duties, qualifications and application requirements.

Job description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

Etched is building a new category of AI hardware: frontier inference clusters. As a Physical Design Engineer, you will own block-level implementation from synthesis through GDSII sign-off. You will drive Block-level & Subsystem PPA Optimization, and collaborate closely with RTL designers to provide actionable feedback, ensuring we iterate at unprecedented speeds to bring our products to market.

Key Responsibilities

Own block-level and/or subsystem physical design end to end, including floorplanning, synthesis, placement, clock tree synthesis, and routing through GDSII.

Drive block-level timing closure across all corners and modes, including constraint development, STA debug, and functional and timing ECO implementation.

Close block-level signoff across EM, IR drop, RC extraction and correlation, and physical verification (DRC, LVS, antenna).

Generate abstracts, views, and timing budgets for clean hierarchical integration of your blocks into the top level.

Collaborate with RTL Designers and provide Physical Design feedback to improve PPA.

Continuously improve the PPA of owned blocks and contribute learnings back into the shared RTL-to-GDSII flow.

Supervise physical design work outsourced to 3rd party services and be accountable for the quality and closure of delivered blocks.

You may be a good fit if you have

5-10+ years of previous experience with PD

Tools, flow, and design methodology from RTL synthesis to GDSII sign-off

Experience with back-end design and timing closure on advanced process nodes (5nm and below)

Experience with Cadence (Innovus, Genus) or Synopsys (Fusion Compiler) automated RTL-to-GDSII flows

Experience with sign-off tools (PrimeTime, Tempus, Voltus, etc.)

Experience with UPF-based low power design methodology, power verification, synthesis, scan insertion/ATPG, formal verification, floorplanning, placement, CTS, routing, IR drop, and EM/antenna analysis

Scripting ability in Tcl, Python, or Perl for flow automation and debug

Deeply creative and able to think from first principles

Strong candidates may also have experience with

Familiarity with modern ML and LLM model architectures

Ability to program with Python or another scripting language

Familiarity with AI tools for programming/coding

Startup experience or comfort working in fast-paced environments

Benefits

Medical, dental, and vision packages with generous premium coverage

$500 per month credit for waiving medical benefits

Housing subsidy of $2k per month for those living within walking distance of the office

Relocation support for those moving to San Jose (Santana Row)

Various wellness benefits covering fitness, mental health, and more

Daily lunch and dinner in our office

Unlimited compute budget subject to ROI justification

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.

#J-18808-Ljbffr

Worksite address

san jose, CA, 95199, US

Who can apply

Review the original listing for work authorization, qualifications and employer requirements.

Ready for your next step?Apply on the official website
Apply on WhatJobs ↗

Explore related searches

Current related jobs

Annapurna Labs (u.s.) Inc.

WhatJobs

PD Engineer, Annapurna Labs

cupertino, CA

Salary not specified

As a member of the Cloud-Scale Machine Learning Acceleration team you'll be responsible for the design and optimization of Hardware in our data c…

Last received from source 2026-10-07View job

Amazon.com Services Llc - A57

WhatJobs

Senior Automation Engineer

suffolk, VA

Salary not specified

Operations is at the heart of Amazon's business. We are known for our speed, accuracy, and exceptional service. Our buildings deliver tens of tho…

Last received from source 2026-10-07View job

Annapurna Labs (u.s.) Inc.

WhatJobs

DFT Design Engineer, Machine Learning Acceleration

austin, TX

Salary not specified

Custom SoCs (System on Chip) are at the heart of AWS Machine Learning servers. As a member of the Cloud-Scale Machine Learning Acceleration team,…

Last received from source 2026-10-07View job