About this opportunity
Amazon Web Services (AWS) lists this Senior ASIC Design Engineer - ML Inference Acceleration opportunity in cupertino, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Annapurna Labs, an AWS subsidiary, is seeking an ASIC Design Engineer in Cupertino to design high-performance RTL for SOCs and integrate subsystems. You will work with cross‑functional teams across architecture, verification, and back‑end to meet power, area and timing targets.
The role requires a strong background in RTL design, SystemVerilog, and VLSI, plus hands-on scripting in Python. We value collaboration, mentoring, and a passion for hardware innovation.
#J-18808-Ljbffr
Worksite address
cupertino, CA, 95014, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.