About this opportunity
Anysilicon lists this Senior ASIC Verification Engineer - Hybrid Role opportunity in santa clara, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Palo Alto Networks in Santa Clara, CA is seeking a Design Verification Engineer to join the ASIC team. The role focuses on ensuring ASICs in next-generation firewall products meet high standards for features, performance, and reliability.
You will collaborate across software, architecture, design and verification, plan pre-silicon verification, develop flows for emulation, and automate tasks with Python. A BS in engineering with 5+ years of ASIC verification is required.
#J-18808-Ljbffr
Worksite address
santa clara, CA, 95053, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.