About this opportunity
Anysilicon lists this Senior Avionics Engineer opportunity in san francisco, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Astranis is a leading satellite communications company focused on building advanced satellites for high orbits, serving a diverse clientele including large enterprises, governments, and the US military. With a strong financial backing and a growing team, Astranis is dedicated to providing secure and reliable satellite networks globally.
Responsibilities:
Architect, design, and develop space and radiation tolerant electronics for satellite operations.
Drive the electronics design process from concept to qualification, including requirements gathering and component selection.
Collaborate with multidisciplinary teams to solve complex engineering challenges.
Ensure manufacturability and quality of designs in partnership with contract manufacturers.
Maintain project schedules and keep stakeholders informed of progress.
Develop optimal processes for hardware development and team collaboration.
Assist in recruiting and hiring new team members.
Qualifications:
B.S. or higher in electrical or computer engineering or a similar technical degree.
8+ years of professional experience in fast-paced product design cycles.
8+ years of experience in board-level hardware design from concept through production.
Skills:
Strong analog/mixed-signal circuit design skills.
Experience with signal conditioning, sensors, and embedded systems.
Familiarity with FPGAs, microcontrollers, and communication protocols (RS-485, SPI, Ethernet, I2C).
Proficiency in programming languages such as C, C++, or Python.
Knowledge of radiation effects and environmental testing.
Tell us what you're building and we'll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
#J-18808-Ljbffr
Worksite address
san francisco, CA, 94199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.