About this opportunity
Anysilicon lists this Senior Digital ASIC Design Engineer opportunity in northern, Kentucky. Review the employer’s description below for duties, qualifications and application requirements.
Job description
The Charles Stark Draper Laboratory, Inc., 555 Technology Square, Cambridge, MA 02139
Job Description:
Draper is a nonprofit research and development company based in Cambridge, MA, with over 2,000 employees dedicated to solving critical national challenges across various fields, including military defense, space exploration, and biomedical engineering. The company fosters a collaborative environment that encourages innovation through multidisciplinary teamwork.
Responsibilities:
Design and simulate circuits at the transistor level to meet architecture and requirement specifications.
Contribute to system-level design and optimize hardware designs for performance, power, and cost.
Evaluate hardware feasibility of complex algorithms and requirements.
Independently contribute to complex chip architectures and designs.
Drive solutions to complex problems, developing requirements and adapting to changes as needed.
Contribute to business development and proposal activities.
Develop, document, and teach best practices to less experienced engineers.
Guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.
Qualifications:
Bachelor's degree in Engineering or a related field; Master's degree preferred.
7-10 years of experience with a bachelor's degree or 5-10 years with a master's degree in ASIC Hardware Engineering or related.
Skills:
Proficiency in integrated circuit design and understanding of semiconductors and computer architecture.
Ability to write detailed design specifications and lead multi-disciplinary technical teams.
Excellent verbal and written communication skills, mathematical skills, and organizational skills.
Strong analytical and problem-solving skills with the ability to prioritize tasks and meet deadlines.
Familiarity with design flows from Cadence or Synopsys, and fluency in System Verilog, Verilog, or VHDL.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Tell us what you're building and we'll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
ASIC Design Services
Verification
Packaging & Wafer
Semiconductor IP
Work Email
Free No obligation Response within 24 hours
#J-18808-Ljbffr
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.