About this opportunity
Micron Memory Malaysia Sdn Bhd lists this Senior DRAM Design Architect opportunity in boise, Idaho. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Micron Technology in Boise, Idaho is seeking a Principal Design Engineer for DRAM to lead memory circuit design from gate level to full chip implementations. You will collaborate with product engineering, test, process, and marketing to optimize power, speed, area, and reliability, using SPICE/Verilog, and contribute to AI-assisted design approaches.
The role demands strong background in semiconductor circuit design and proficiency with circuit simulation tools, with a focus on memory
#J-18808-Ljbffr
Worksite address
boise, ID, 83708, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.