Senior FPGA Design & Analysis Engineer (Versal/Verilog)

Job description

PDS Defense, Inc. in El Segundo, CA is seeking an Elect Design and Analy Engr 5 for FPGA/ASIC design work. The role focuses on FPGA top-level design, IP integration, synthesis, timing closure, and device programming, primarily Versal/UltraScale families.

The position requires on-site work in El Segundo, and candidates must hold an active U.S. security clearance. Ideal for engineers with strong digital hardware fundamentals and independent work style.

#J-18808-Ljbffr

Worksite address

el segundo, CA, 90245, US

Who can apply

Review the original listing for work authorization, qualifications and employer requirements.