About this opportunity
Synopsys Inc lists this Senior Interface IP Verification Lead opportunity in austin, Texas. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Synopsys Inc is seeking an experienced ASIC Verification Engineer in Austin to own verification of PCIe, CXL, DDR, and Ethernet Interface IP. You will architect and implement scalable UVM environments, define test plans, and drive coverage-driven verification from spec through release.
The role requires 8–10+ years of hands-on verification with SystemVerilog, strong debugging skills, and collaboration with architecture, RTL, firmware, and systems teams.
#J-18808-Ljbffr
Worksite address
austin, TX, 78716, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.