About this opportunity
Altera Corporation lists this Senior Physical Design Engineer for SoC & FPGA opportunity in san jose, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Altera Corporation is seeking a Physical Design Engineer in San Jose, CA to implement advanced IP and SoC designs, driving timing closure, power optimization, and signoff for next-generation FPGA products.
You will collaborate with RTL, DFT, CAD, architecture, verification, and product engineering teams to deliver manufacturing-ready silicon, with emphasis on performance, reliability, and efficiency. Strong analytical and scripting skills are required for flow automation.
#J-18808-Ljbffr
Worksite address
san jose, CA, 95199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.