This job is closed
Applications are no longer available for this announcement. Explore current related opportunities below.
Job description
Invent the future with us.
Ampere is a semiconductor design company for a new era, leading the future of computing with an innovative approach to CPU design focused on high-performance, energy efficient AI compute.
Description
As a pioneer in the new frontier of energy efficient high-performance computing, Ampere is part of the Softbank Group of companies driving sustainable computing for AI, Cloud, and edge applications.
Join us at Ampere and work alongside a passionate and growing team-we’dlove to have you apply!
About The Role
As a Senior Principal Analog Methodology Engineer, you will be a key technical expert responsible for defining and optimizing our analog and mixed-signal design ecosystem. You will focus on enhancing our CAD tool flows, design environments (Cadence Virtuoso), and Process Design Kit (PDK) integrations. Your work will directly enhance design productivity, ensure high-quality IP releases, and enable our design teams to succeed on the most advanced technology nodes.
What You’ll Achieve
Develop, maintain, and automate analog design flows covering schematic capture, simulation, and verification processes including DRC, LVS, PEX, and EM/IR analysis
Integrate and validate foundry Process Design Kits (PDKs) tailored to specific technology nodes
Create and maintain scripts (e.g., SKILL, Python, Perl) to improve efficiency, reduce manual tasks, and minimize rework
Collaborate with vendors and internal teams to evaluate, benchmark, and integrate cutting-edge EDA tools into our existing design ecosystem
Manage Linux-based design environments, including compute farms (LSF) and license servers
Oversee design data governance by managing large-scale analog libraries, hierarchical structures, and technology files
Collaborate closely with analog designers and CAD teams to enhance verification robustness and accelerate tape-out schedules
About You
Proven experience in analog design and layout methodology, and EDA tool support
Strong expertise with Cadence Virtuoso/Custom Compiler, SPICE/Spectre simulators, Virtuoso ADE simulation tool suite, and layout verification tools
High proficiency in scripting with SKILL, shell programming, and Python for automation solutions
Experience working with foundry PDKs at advanced technology nodes
Innovative mindset, consistently seeking out and evaluating new methodologies, EDA tools, and emerging technologies (e.g., AI/ML in EDA) to drive efficiency and performance
Electrical or Computer Engineering - Bachelor’s degree & 12 years of related experience; or Master's degree & 8 years; or PhD & 5 years
What We’ll Offer
At Ampere we believe in taking care of our employees and providing a competitive total rewards package that includes base pay, cash long-term incentive, and comprehensive benefits. The full base pay range for this role is between $187,000 and $281,000, except in the San Francisco Bay Area where the range is between $204,000 and $306,000.
Our benefits include health, wellness, and financial programs that support employees through every stage of life.
Benefit Highlights Include
Premium medical insurance, dental insurance, vision insurance, as well as income protection and a 401K retirement plan, so that you can feel secure in your health and financial future.
Unlimited Flextime and 10+ paid holidays so that you can embrace a healthy work-life balance.
A variety of healthy snacks, energizing espresso, and refreshing drinks to keep you fueled and focused throughout the day.
And there is much more than compensation and benefits. At Ampere, we foster an inclusive culture that empowers our employees to do more and grow more. We are excited to share more about our career opportunities with you through the interview process.
Ampere is an inclusive and equal opportunity employer and welcomes applicants from all backgrounds. All qualified applicants will receive consideration for employment without regard to race, color, national origin, citizenship, religion, age, veteran and/or military status, sex, sexual orientation, gender, gender identity, gender expression, physical or mental disability, or any other basis protected by federal, state or local law.
#J-18808-Ljbffr
Worksite address
santa clara, CA, 95053, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.