About this opportunity
Apple Inc. lists this Senior Reliability Engineer – Silicon SoC Leader opportunity in cupertino, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Apple Inc. in Cupertino, CA, seeks a Reliability Engineer Lead to drive qualification of next-generation silicon, leading product, process and package reliability tests from design to qualification.
You will lead Design for Reliability and Design for Test, coordinate stress tests, manage supplier audits, and guide silicon fab, packaging and test partners to ensure product reliability. Strong JEDEC expertise and 10+ years in semiconductor reliability are required.
#J-18808-Ljbffr
Worksite address
cupertino, CA, 95014, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.