This job is closed
Applications are no longer available for this announcement. Explore current related opportunities below.
Job description
Ayar Labs is seeking a Principal Engineer, Silicon Validation in San Jose. You will lead the validation strategy for electronic-photonic SoCs, drive first silicon bring-up, and oversee post-silicon validation of SerDes interfaces and mixed-signal blocks.
You will mentor engineers and produce comprehensive signoff documentation. Applicants should have a strong background in high-speed SerDes validation, lab automation with Python, and familiarity with Ethernet/PCIe standards.
#J-18808-Ljbffr
Worksite address
san jose, CA, 95199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.