About this opportunity
Substrate lists this Senior Standard Cell Design Lead | Library & Timing Expert opportunity in san francisco, California. Review the employer’s description below for duties, qualifications and application requirements.
Job description
A leading semiconductor technology company is seeking a Standard Cell Design Lead to develop and optimize standard cell libraries. You will lead efforts in cell characterization and library validation, working on innovative solutions within a dynamic team. This role is based in San Francisco and requires 10+ years of experience in standard cell design and deep technical expertise in digital design flows. Competitive salary offered.
#J-18808-Ljbffr
Worksite address
san francisco, CA, 94199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.