About this opportunity
Minority Professional Network, Inc. lists this Silicon Design Manager: RTL/ML Accelerator Architect opportunity in northern, Kentucky. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Google is seeking a Silicon Design Manager to shape the future of AI/ML hardware acceleration and drive TPU architecture and integration. You will lead a team of RTL engineers, mentor performance-focused designers, and collaborate with cross-functional groups to deliver high‑quality TPU IP and compute cores.
You will work with architects to set timing goals, explore physical design trade-offs, and coordinate with software teams on clocking and power management, enabling scalable AI solutions
#J-18808-Ljbffr
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.