This job is closed
Applications are no longer available for this announcement. Explore current related opportunities below.
Job description
A leading AI technology firm in San Jose is seeking a Design Verification Engineer. You will ensure the reliability of custom IPs, like DMA engines and NoCs, collaborating with architects and software developers. The ideal candidate has strong expertise in SystemVerilog and Python for performance verification. This role requires creative problem-solving skills and thorough understanding of digital design, as well as performance profiling experience. A competitive benefits package and relocation support are offered.
#J-18808-Ljbffr
Worksite address
san jose, CA, 95199, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.