About this opportunity
Micron Technology, Inc lists this Staff DRAM Design Engineer — Memory Circuit Architect opportunity in boise, Idaho. Review the employer’s description below for duties, qualifications and application requirements.
Job description
Micron Technology, Inc. is seeking a Staff Design Engineer for DRAM in Boise, Idaho. You will own design decisions for memory circuits, participate in parasitic modeling, and guide layout, verification, and signoff across cross-functional teams.
Ideal candidates have 5+ years in CMOS/VLSI, hands-on schematic/layout experience, and familiarity with power distribution and tape-out flows. The role emphasizes ownership near silicon and close collaboration with marketing, manufacturing, and product
#J-18808-Ljbffr
Worksite address
boise, ID, 83708, US
Who can apply
Review the original listing for work authorization, qualifications and employer requirements.